



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/791,337	03/01/2004	David Pritchard	03-2051/LSI1P240	2401
24319	7590	08/27/2007	EXAMINER	
LSI CORPORATION 1621 BARBER LANE MS: D-106 MILPITAS, CA 95035			TRINH, MICHAEL MANH	
			ART UNIT	PAPER NUMBER
			2822	
			MAIL DATE	DELIVERY MODE
			08/27/2007	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b>		<b>Applicant(s)</b>	
	10/791,337		PRITCHARD ET AL.	
	<b>Examiner</b>		<b>Art Unit</b>	
	Michael Trinh		2822	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 06 June 2007.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 19-24 and 26 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 19-24 and 26 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

Art Unit: 2822

## DETAILED ACTION

\*\*\* This office action is in response to Applicant's amendment filed June 06, 2007. Claims 19-24,26 are pending, in which claims 1-18,25 were cancelled.

\*\*\* The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

### *Claim Rejections - 35 USC § 112*

1. Claim 26 is rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

In claim 26, original specification and drawings do not support for the step of "...forming a strained silicon channel in the gate electrode trench after lining the trench with the high-K dielectric layer" and "...forming a conductive gate electrode in electrical contact with the strained silicon channel...".

As oppositely shown in Figure 2D, the strained silicon channel 204 is formed before the gate electrode and before lining the trench with the high-K dielectric layer. As shown in Figures 2E-2D, the high-K dielectric layer is thus formed before the strained silicon channel 204. Then, as shown in Figures 2F-2G, the gate electrode 208 is separated from the strained silicon channel with the high-K dielectric layer 202, and thus the gate electrode is not in electrical contact with the strained silicon channel.

### *Claim Rejections - 35 USC § 103*

2. Claims 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sing et al (6,645,818) taken with Inumiya (6,054,355).

Sing teaches a method of forming a semiconductor integrated circuit, the method comprising: providing a substrate comprised of semiconductor material 10 having isolation structures 12 formed thereon, the substrate exposing the semiconductor material 16 having a planar surface located above the N-well region 16 so that the isolation structures 12 define exposed transistor forming regions of the substrate surface (Fig 1; col 2, lines 56-65); forming source and drain diffusion regions 34 in exposed transistor forming regions of the substrate

surface (Fig 4; col 3, lines 13-17); annealing the semiconductor substrate (col 3, lines 18-24); after forming the source and drain diffusion regions 34 and after annealing, covering the surface of the semiconductor substrate with a first layer 76 (Fig 13; col 4, lines 45-52) of dielectric material to form a first interlayer dielectric layer 76 on the semiconductor substrate after formation of the source and drain diffusions 34; etching a gate electrode trench (Fig 13) in the interlayer dielectric layer 76 (col 4, lines 53-57), the gate electrode trench configured for the placement of a transistor gate electrode 84/86 between the source and drain regions 34; lining the gate electrode trench with a high-K dielectric film 82 (Fig 14; col 4, lines 58-65); and depositing a gate electrode 86/84 conductive material in the gate electrode trench after lining the trench with the high-K dielectric film 82 (Fig 14-15; col 4, line 58 through col 5).

Re claim 19, Sing already teaches providing the substrate 10 comprised of semiconductor material having isolation structures 12 (as shown in Figure 1). Claim 19 recites the substrate having a planarized surface.

Although, as shown in Figure 1 of Sing, the substrate 10 having isolation structures 12 appears to have a planar surface, Inumiya further teaches (at Figs 52B-58; col 36, line 30 through col 37; Figs 40A-40B; col 23, line 65 through col 24, line 8;) forming a substrate (61 in Fig 52B; 401 in Fig 40A) comprised of semiconductor material having isolation structures (62 in Fig 52B; 402 in Fig 40A), wherein the substrate 61,401 is formed to have a planarized surface by planarization (Fig 52B, 40A, col 24, lines 1-8).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the semiconductor device of Sing by providing the substrate having a planarized surface by planarization as taught by Inumiya. This is because of the desirability to increase the planarized surface area of the substrate so as to form a planarized semiconductor device, thereby forming a thinner and miniaturized planar semiconductor device.

Re claims 19-20, Sing does not teach forming a trench extension into the substrate (claim 19); and Re claim 20, the trench has a depth to include an entire device inversion channel.

However, Inumiya further teaches (at Figs 53-58, col 37, lines 20-42; Figs 60A-61B; col 41, lines 15-28; Figs 65A-65C, col 43, line 43 through col 44) etching the gate electrode trench in the first dielectric layer 66 to form a trench extension that extends into the substrate 61 (Figs 53B, 54, 58, 65A-65C), wherein the trench extension extends into the substrate a depth sufficient

Art Unit: 2822

to include an entire device inversion channel for the integrated circuit device (as shown in Figs 53B, 54, 58, 65A-65C).

Therefore, it would have been also obvious to one of ordinary skill in the art at the time the invention was made to form the integrated circuit device of Sing by forming a trench extension that extends into the substrate to a depth sufficient to include an entire device inversion channel for the integrated circuit device, as taught by Inumiya. This is because of the desirability to bury the gate electrode in the trench recessed in the substrate thereby improving planarization of the semiconductor device, and because of the desirability to increase thickness of the gate electrode, thereby reducing wiring resistance, and thereby improving driving speed performance of the semiconductor device.

3. Claims 21-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sing et al (6,645,818) taken with Inumiya (6,054,355), as applied to claims 19-20 above, and further of Sugawara (6,750,486) and Hammond et al (6,680,496).

The references including Sing and Inumiya teach a method of forming a semiconductor integrated circuit as applied to claims 19-20 above.

Re claims 21-24, The references including Sing and Inumiya lack epitaxially growing a strained silicon layer formed on a SiGe layer in the trench.

However, Sugawara teaches (at Figs 2-4; 1; col 4, line 57 through col 6) epitaxially growing a Ge-containing layer including SiGe layer on the channel trench, and a silicon layer thereon. Hammond also teaches (at Figs 3A-3B; col 6, line 40 through col 7; col 10, lines 46-61) epitaxially growing a strained silicon layer formed on a SiGe layer or Ge layer grown in the channel.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the device of Inumiya by epitaxially growing a strained silicon layer formed on a SiGe layer or Ge layer grown in the channel, as taught by Sugawara and Hammond. This is because to enhance high mobility electron or hole channel in strained device.

#### **Response to Amendment**

4. Regarding 35 USC 112 rejection:

Art Unit: 2822

Applicant remarked that Claim 26 is supported by the "...language on page 20 at lines 1-13...of the specification...the trench is lined., but the 'strained silicon' is not yet formed. Then the 'epitaxial silicon is implanted to form strained silicon in the channel...this is 'followed by deposition of the gate conductor material...'".

In response, this is noted and found unconvincing. Nowhere in the specification page 20 at lines 1-13 support for "the trench is lined, but the strained silicon is not yet formed".

Applicant alleged that "epitaxial silicon is implanted to form strained silicon in the channel". However, nowhere in the specification page 20 at lines 1-13 supported, after lining the trench with a thin high-k gate dielectric film, the epitaxial silicon is implanted to form the strained silicon in the channel. Specification page 20, lines 1-13 just mention "...[F]ollowing the growth of the epitaxial silicon portion, the trench is line with a thin high-k gate dielectric film....[In] the second embodiment, the implanted epitaxial silicon is implanted to form strained silicon in the channel". Specification page 20, lines 1-13 and specification pages 21, line 10 through page 22 teach in detail that the "epitaxially grown channel 204 may be grown as strained Si on Ge or on Si-Ge...." (page 21, lines 10-13). Then "... following formation of the epitaxially grown channel 204 as a strained silicon, deposition of the high-k gate dielectric 206 occurs (page 22, lines 4-7).

Applicant further remarked about this is "followed by deposition of the gate conductor material".

In response, it is already noted that specification page 20 lines 6-7 describes "...trench is lined with a thin high-k gate dielectric film followed by deposition of the gate conductor material...". However, original specification including page 20, lines 1-13 does not describe the claimed invention of claim 26 as recited in the order of steps that "...forming a strained silicon channel in the gate electrode trench after lining the trench with the high-K dielectric film; [then the next step of ] forming a conductive gate electrode in *electrical contact with the strained silicon channel...*".

5. Regarding Prior Art:

\*\*\* Applicant remarked filed June 06, 2007 that "...the ILD layer 66 of Inumiya...is formed before the annealing steps of the claimed invention...the annealing and densification processes of *Inumiya* when combined Sing teach an invention not claimed by the inventors..."

Art Unit: 2822

In response, this is noted and found unconvincing. The claims are rejected by Sing et al *in view of* Inumiya. As already of record, Sing already clearly teaches the steps of "...after forming the source and drain diffusion regions 34 and after annealing, covering the surface of the semiconductor substrate with a first layer 76 of dielectric material...". Thus, there is no need to modify these annealing steps of Sing.

\*\*\* Applicant remarked filed June 06, 2007 about claims 21-24 that "...the high temperature of the 'buffer layer 2' in Sugawara operates at almost 900°C which is hot enough for annealing problems to occur...".

In response, claims 21-24 do not mention or claim anything about "...operates almost 900°C which is hot enough for annealing...". Thus, the rejection is outstanding as it would have been obvious to one of ordinary skill in the art to epitaxially growing a strained silicon layer formed on a SiGe layer or Ge layer, as taught by Sugawara and Hammond because of the desirability to enhance high mobility electron or hole channel in the strained device.

The Examiner recognizes that references cannot be arbitrarily combined and that there must be some logical reason why skilled in the art would be motivated to make the proposed combination of references. In re Regel 188 USPQ 136 (CCPA 1975). However, there is no requirement that the motivation to make the combination be expressly articulated in one or more of the references; the teaching, suggestion or inference can be found not only in the references but also from knowledge generally available to one of ordinary skill in the art. *Ashland Oil v. Delta Resins* 227 USPQ 657 (CAFC 1985). The test for combining references is what the combination of disclosures taken as a whole would suggest to one of ordinary skill in the art. *IN re McLaughlin* 170 USPQ 209 (CCPA 1971); *IN Re Rosselet* 146 USPQ 183 (CCPA 196). References are evaluated by what they collectively suggest to one versed in the art, rather than by their specific disclosures. *In Re Simon*, 174 USPQ 114 (CCPA 1972); *In Re Richman* 165 USPQ 509, 514 (CCPA 1970).

\*\*\*\*\*

Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 2822

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

\*\*\*\*\*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael M. Trinh whose telephone number is (571) 272-1847. The examiner can normally be reached on M-F: 9:00 Am to 5:30 Pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on (571) 272-2429. The central fax phone number is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Oacs-18



Michael Trinh  
Primary Examiner